multi-clock-cycle instructions


instruction sets repress ip advance

end-of-instruction resets advance cancel


e.g.

add, clear ip advance supression when b=0

